PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

G06F 3/00, 13/00, 13/38 G06F 9/06, H05K 7/10 (11) International Publication Number:

WO 94/11802

(43) International Publication Date:

26 May 1994 (26.05.94)

(21) International Application Number:

PCT/US93/10845

A1

(22) International Filing Date:

12 November 1993 (12.11.93)

(81) Designated States: AU, JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT,

SE).

(30) Priority data:

:

07/975,283

12 November 1992 (12.11.92) US

Published


With international search report.

(71) Applicant: NEW MEDIA CORPORATION [US/US]; 15375 Barranca Parkway, Building B101, Irvine, CA 92718 (US).

(72) Inventor: CORDER, Rodney, J.; 10261 Kukui Drive, Huntington Beach, CA 92646 (US).

(74) Agents: GARMONG, Gregory, O.; 13126 Silver Saddle Lane, Poway, CA 92064 (US) et al.

(54) Title: RECONFIGUREABLE INTERFACE BETWEEN A COMPUTER AND PERIPHERAL DEVICES



(57) Abstract

لأ

An apparatus (20) used to interface a peripheral device (22) to a computer (24) has an adapter card (26) that plugs into the computer (24) and a smart cable (28) that plugs into the adaptor card (26) at one end and the peripheral device (22) at the other. The adapter card (26) includes a reconfigureable interface circuit (30) that is in communication with the computer (24) when the adapter card (26) is connected to the computer (24). The smart cable (28) includes a first memory (32) containing configuration information for the reconfigureable interface circuit (30), and a second memory (34) containing adapter card information structure information for the reconfigureable interface circuit (30). The two memories are accessible by the reconfigureable interface circuit (30) when the smart cable (28) is connected to the adapter card (26). The smart cable (28) further includes a peripheral device interface circuit (36) communicating with the reconfigureable interface circuit (30) and with the peripheral device (22) when the smart cable (28) is connected to the adapter card (26) and the peripheral device (22) is connected to the smart cable (28). Connectors between the computer (24) and the adaptor card (26), the adapter card (26) and the smart cable (28), and the smart cable (28) and the peripheral device (22) are also provided.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	. MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU 1	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korca	SE ·	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	Li	Liechtenstein	SN	Scnegal
CN	China	LK	Sri Lanka	TD	Chad
cs	Czechoslovakia	LU	Luxembourg	TC	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Vict Nam
GA	Gabon		•		

-1-

Description

Reconfigureable Interface Between A Computer and Peripheral Devices

Technical Field

This invention relates to computer systems. 5 and. more particularly, to the connection peripheral devices to computers.

Background Art

of the important features of computers is their ability to connect to, exchange information with. and control (and be controlled by) various accessories. In some cases, accessories internal the to computer. In other cases, due to size or other requirements, the accessories external to the computer, and are termed "peripheral devices".

15 conventional approach for interfacing the portable computer to a peripheral device. special-purpose PCMCIA card plugs into the computer. interface may The be split into two portions. the PCMCIA card itself and an outboard assembly, commonly termed a "dongle". The PCMCIA contains a portion of the electronics required interface the computer to the peripheral device, well as the logic required to create intermediate bus-like interface to communicate 25 between the PCMCIA card and the dongle. The remaining interface electronics, as well as the interface to the intermediate bus, are placed in the dongle. The outboard assembly is usually in the form of cable that plugs into the PCMCIA card at 30 one end and the peripheral device at the other end. PCMCIA card and the outboard assembly cable are special-purpose devices

peripheral device for which they are designed.

When the computer user wishes to

useful

only

with the

10

new peripheral device to the capability of the the PCMCIA card and the outboard assembly computer, are purchased along with the other structure and software of the peripheral device. In some instances, such as the modem, the cost of the dedicated PCMCIA card and the outboard assembly cable can constitute a significant portion of the total cost of the peripheral device. computer user adds another peripheral device to the computer capability, a separate dedicated PCMCIA card and outboard assembly cable specific to that device are purchased.

The present inventor has recognized a need improved approach to interfacing peripheral for an particularly 15 computers, to devices interfacing approach would Such an computers. reduce the cost of interfacing various desirably peripheral devices to the computer, while types of managing the power requirements for the peripheral devices and the computer. The present invention 20 fulfills this need, and further provides related advantages.

Disclosure of The Invention

The present invention provides an interfacing associated for apparatus 25 architecture and interfacing a computer to a peripheral device. The interface approach of the invention reduces the cost of obtaining interfaces between the computer and The approach also peripheral devices. various peripheral devices. of 30 benefits manufacturers because the interface structures can be developed more rapidly and less expensively than in the prior Power isolation between the computer and approach. improved, reducing the the peripheral device is

5

10

15

20

25

30

35

likelihood that power from the peripheral device can find its way into the computer.

In accordance with the invention, apparatus used to interface a peripheral device to a computer first includes means connectable to a computer for providing а reconfigureable interface circuit operable to reconfigure an interface bus according flexibly defined signals between the computer and peripheral device interface circuit. apparatus further includes second means connectable the first means and to the peripheral device for providing device-specific information to reconfigure the reconfigureable interface circuit of the first means and to provide the peripheral device interface circuit.

More specifically, apparatus used interface a peripheral device to a computer comprises an adapter card including reconfigureable interface circuit that is in communication with a computer when the adapter card connected to the computer. There is an adapter connector configured to connect the card/computer adapter card to the computer. A portion of the adapter card/computer connector is in the computer a portion of the adapter card/computer connector is in the adapter card. The apparatus further includes a smart cable having a first memory containing configuration information for reconfigureable interface circuit. The first memory is accessible by the reconfigureable interface circuit when the smart cable is connected to the There is a second memory containing adapter card. information structure information for adapter card reconfigureable interface circuit. The second memory is accessible by the reconfigureable interface circuit when the smart cable is connected to the adapter card. The apparatus further includes

a peripheral device interface circuit communicating the reconfigureable interface circuit and with peripheral device when the smart cable connected to the adapter card and the peripheral 5 device is connected to the smart cable. The smart cable/adapter card includes а apparatus connector configured to connect the smart cable to A portion of the smart adapter card. the cable/adapter card connector is in the adapter card smart cable/adapter 10 the a portion of connector is in the smart cable. A peripheral is configured to device/smart cable connector connect the peripheral device to the smart cable, with a portion of the peripheral device/smart cable connector being in the smart cable and a portion of 15 peripheral device/smart cable connector being in the peripheral device.

The adapter card and the smart cable are each aspects of the invention in their separate The adapter card has a fixed hardware right. structure and a reconfigureable electronic smart cable, on the other hand, is structure. The configured specifically for a particular peripheral That is, all of the device-specific aspects 25 of the interface are found in the smart cable.

Brief Description of The Drawings

is a schematic diagram of Figure 1 the computer/peripheral preferred architecture of interface;

Figure 2 is a pin configuration drawing for a 30 preferred 23-pin bus connector between the adapter card and the smart cable;

Figure 3 is a schematic diagram of another embodiment of the computer/peripheral interface;

10

Figure 4 is a schematic drawing of a conventional computer/peripheral interface, with Figure 4A depicting the interface for a first peripheral device and Figure 4B depicting the interface for a second peripheral device; and

Figure 5 is a schematic drawing of the present computer/peripheral interface, with Figure 5A depicting the interface for a first peripheral device and Figure 5B depicting the interface for a second peripheral device.

Best Mode for Carrying Out The Invention

Figure 1 illustrates, in block diagram form, a preferred apparatus 20 used to interface a peripheral device 22 to a computer 24. The apparatus 20 includes an adapter card 26 which connects to the computer 24, and a smart cable 28 which connects between the adapter card 26 and the peripheral device 22.

The adapter card 26 has mounted thereon a 20 reconfigureable interface circuit 30. reconfigureable interface circuit 30 is preferably a reconfigureable PCMCIA (Personal Computer Memory Card Association) card, International interface. chip. circuit, is most preferably a orand 25 programmable gate array (PGA) chip or circuit. is available commercially as the Xilinx a PGA chip Programmable Gate Array Model XC3042. Briefly, the PGA circuit comprises a plurality of programmable gates, and the capability to automatically program 30 or reconfigure the electronic circuitry of those gates utilizing information stored in accessible memories, upon command or powering of the chip. effect, the circuit 30 acts as a programmable array of switches and other devices that serve

interconnect specified pins of the connectors, specify the speed of the interface, identify which signals of the connectors serve as input, output, etc., and other programmable functions. All of the reconfigureable functions of the apparatus 20 are accomplished by the reconfigureable interface circuit 30, using specified configurations to be supplied in the manner described next.

smart cable 28 has mounted thereon a first memory 32 containing configuration information 10 initially reconfiguring the reconfigureable 30. This configuration interface circuit interface, information defines the bus defines address decoding, provides the types of accessible cycles, provides the protocol for connection to the 15 device interface circuit 36, and provides peripheral logic for accomplishing these functions. memory 32 is preferably a PROM (programmable read-only memory), and is most preferably a serially A serial PROM operable with the 20 configured PROM. interface circuit Xilinx reconfigureable available as the Xilinx XC1765 serial configuration When the reconfigureable interface circuit 30 or otherwise commanded, it accesses the is powered, first memory 32 to obtain initial configuration 25 information that causes the gates in the PGA circuit to reconfigure according to the contents of the first memory 32.

cable 28 further has smart mounted The 34 containing card thereon second memory 30 a information structure (CIS) information that is used the host computer 24 to interact with peripheral device 22. Information such as the type address mapping, interrupt capability, of device, how to program any programmable memory, and also the information is provided by the second access time through the 34 to the computer. 24, memory

gate array of the reconfigureable programmable interface circuit 30 as previously configured by first memory reference to the 32. That is, the of information the second memory 34 is not transmitted to the computer. 24 until the reconfigureable interface circuit 30 has been configured properly for the particular peripheral device 22.

5

30

35

The first memory 32 and the second memory 34 10 may be provided on the same memory chip, but their functions distinct. are The first memory contains information to initially configure or reconfigure the reconfigureable interface It is normally accessed by the reconfigureable 15 interface circuit 30 only once, prior to communication between the computer 24 and peripheral device 22. The second memory 34 contains information that is repeatedly accessed by the computer 24 during communication with the peripheral 20 device 22, and acts in the manner of an extension of computer's memory as specifically related to the peripheral device. Faster access to the second memory 34 than to the first memory 32 is therefore required in most instances. The second memory 34 is 25 preferably a parallel-configured PROM, such as an AMD AM27C64 one-time programmable memory.

The smart cable 28 further includes a peripheral device interface circuit 36 communicates between the reconfigureable interface circuit 30 and the peripheral device 22. peripheral device interface circuit 36 is a standard circuit or chip for the peripheral device 22. example, the circuit 36 may be a Rockwell 224ATF for a modem, a National Semiconductor ST-NiC chip for a local area network, or an Adaptec AIC-6260 chip for SCSI interface. These circuits are routinely provided by semiconductor manufacturers to

25

30

35

drive various standard peripheral devices 22. Such a peripheral device interface circuit 36 requires particular inputs, outputs, timing signals, and other information to and from the computer 24. The nature and locations of the chip inputs and outputs and the necessary interface reconfiguration are stored in the memories 32 and 34 for use in the manner previously discussed.

The adapter card 26 (and thence the 10 reconfigureable interface circuit 30) is connected 24 with an adapter card/computer the computer nature of this connector 38. The connector is dictated by the port configuration of the computer 24. In the preferred form of the invention, the 15 adapter card 26 is connected to the PCMCIA socket of the computer. In currently available portable computers, the PCMCIA socket normally has a 68-pin connector, and therefore the connector 38 is 68-pin connector. A portion of the connector 38 20 (either the male or the female portion) is located the computer 24, and the other portion is located the adapter card 26 for quick connection and disconnection of the adapter card 26 and computer 24.

The smart cable 28 (and thence the memories 34 and the peripheral device interface circuit 36) is connected to the adapter card 26 (and thence the reconfigureable interface circuit 30) by smart cable/adapter card connector 40. connector 40 is preferably a 23-pin connector configured shown in Figure 2. Three pin as locations are used as guide pins, five pins have predefined functions (ground, clock, data, voltage, reconfiguration command), and the remaining pins (labelled I/0) are fully programmable according to the configuration established in the programming of the reconfigureable interface circuit 30. These

PCT/US93/10845 WO 94/11802

programmable pins are not programmed arbitrarily, according to the input/output are programmed requirements of the peripheral device interface circuit 36. These requirements and pin assignments stored in the first memory 32 and serve as part of the information that is used to initially reconfigure the circuit 30. Thus, they cannot be specified herein in any general sense. as their function will vary according to the specific device for which the interface apparatus peripheral 20 is configured.

10

20

The peripheral device 22 is connected to the cable 28 (and thence the peripheral device interface circuit 36) by a peripheral device/smart 15 cable connector 42. This connector will be of any type required by the peripheral device. discussed earlier, examples include RJ-11 an connector for a modem, an RJ-45 connector for a area network, or a 50-pin Centronics connector for a SCSI interface.

λn alternative structure of the apparatus 20 illustrated in Figure 3. Here, the majority of is components are identical to those shown in 1. and are numbered identically. 25 components function as previously described, except next discussed. The apparatus 20 of Figure 3 substitutes а slower serial CIS PROM for the parallel CIS PROM of the second memory 34. To compensate for the slower access times information transferred from the second memory 34 to 30 24 computer inherent in this arrangement, a access memory (RAM) 44 random is added During the initial configuration. adapter card 26. the information in the second memory transferred to the random access memory 44 on the adapter card 26. The memory 44 is accessible by the reconfigureable interface circuit 30, which

15

20

25

30

configured supply from the memory 44 to information originally found in the second memory The access of the computer 24 to information in the second memory 34 is therefore not slowed by the serial nature of the second memory 34. In addition, the unused portion of the RAM 44 be used for other purposes as defined by the configuration of the reconfigureable interface circuit 30, the program or device driver of the computer 24, and the functionality of the peripheral device integrated circuit 36. These other uses include a FIFO buffer between the computer 24 and peripheral device interface circuit 36. a DMA buffer for the peripheral device interface circuit 36, or a scratch-pad memory for the computer 24.

functional differences between The principal the prior conventional approach and the approach are depicted in Figures 4 and 5. Figure 4, conventional approach, shows a device-specific PCMCIA card 50 that is plugged into the computer (The term "device-specific" means that the structure can be used only with a specific type of peripheral device, and not with other peripheral devices.) A device-specific cable 52 (i.e., dongle) with outboard electronics assembly connected at one end to the card 50 and at the other end to the peripheral device 22. In Figure 4A, a particular peripheral device 22 is used. device-specific cards 50 and cable 52 are required. If another peripheral device 22' is substituted for the peripheral device 24, as shown in Figure 4B, then an entirely new device-specific PCMCIA card 50' and device-specific cable 52' must be obtained and used.

By contrast, the present approach is shown in Figure 5. A single, common (universal) adapter card 26 is plugged into the computer 24, regardless of

PCT/US93/10845 WO 94/11802

whether the peripheral device 22 (Figure 5A) or the device 22' (Figure 5B) is selected. Only peripheral smart cable 28 is changed. A first device-specific smart cable 28 is supplied and used peripheral device 24 (Figure (5A) and a second device-specific smart cable 28' is supplied and used for the peripheral device 24' (Figure 5B).

5

35

The increased commonality and reduced cost of universal adapter card 26 operable with all 10 peripheral devices is apparent. If the user has more than one peripheral device, the total product cost is reduced because only one adapter card need be purchased. Other associated advantages of the present approach over 'the prior approach are less 15 apparent but equally important. The manufacturers devices peripheral need not design device-specific card 50 for each new product or improvement. The adapter card remains product physically unchanged, but the reconfigureable 20 interface circuit is reconfigured for peripheral device or modification by providing different information in the memories 32 and 34. Providing this information in memory is a less costly, and more quickly accomplished complex, 25 task than redesigning and debugging device-specific PCMCIA card 50 for each new Thus, product development costs of the product. manufacturer are reduced, and product introduction or upgrade times are reduced.

30 The present approach also more effectively isolates the internal circuitry of the computer from internal circuitry of the peripheral device and peripheral device interface circuit. In some instances, the peripheral devices and their peripheral device interface circuits require more a portable computer can reasonably power than provide without excessive battery drain. The power

to operate the peripheral device and its interfacing circuitry must be provided by an external power If the voltages in the external power supply. supply are introduced into the circuitry within the computer, the computer circuitry may be damaged, or operations may be disrupted. The prior architecture of Figure 4, with the card 50 directly connected to computer through the 68-pin connector, result in such leakage of voltage levels of the external power supply into the internal circuitry of In the present approach, however, the the computer. cable/adapter card connector 40 and the smart reconfigureable interface circuit 30 effectively isolate voltages of an external power supply from 15 the computer 24.

Although a particular embodiment of the invention has been described in detail for purposes of illustration, various modifications may be made without departing from the spirit and scope of the 20 invention. Accordingly, the invention is not to be limited except as by the appended claims.

PCT/US93/10845

10

CLAIMS

1. Apparatus used to interface a peripheral device to a computer, comprising:

an adapter card including a reconfigureable interface circuit that is in communication with a computer when the adapter card is connected to the computer;

an adapter card/computer connector configured to connect the adapter card to the computer, a portion of the adapter card/computer connector being in the computer and a portion of the adapter card/computer connector being in the adapter card;

a smart cable including

- a first memory containing configuration information for the reconfigureable interface circuit, the first memory being accessible by the reconfigureable interface circuit when the smart cable is connected to the adapter card.
- a second memory containing adapter card information structure information for the reconfigureable interface circuit, the second memory being accessible by the reconfigureable interface circuit when the smart cable is connected to the adapter card, and
- a peripheral device interface circuit
 communicating with the reconfigureable interface
 circuit and with the peripheral device when the
 smart cable is connected to the adapter card and the
 peripheral device is connected to the smart cable;
- a smart cable/adapter card connector configured to connect the smart cable to the adapter card, a portion of the smart cable/adapter card connector being in the adapter card and a portion of the smart cable/adapter card connector being in the

smart cable; and

- a peripheral device/smart cable connector configured to connect the peripheral device to the smart cable, a portion of the peripheral device/smart cable connector being in the smart cable and a portion of the peripheral device/smart cable connector being in the peripheral device.
 - 2. Apparatus used to interface a peripheral device to a computer, comprising an adapter card including
- a reconfigureable interface circuit that is 5 in communication with a computer when the adapter card is connected to the computer;
 - a portion of an adapter card/computer connector configured to connect the adapter card to the computer; and
- a portion of a smart cable/adapter card connector configured to connect a smart cable to the adapter card.
 - 3. The apparatus of claim 1 or 2, wherein the reconfigureable interface circuit is a reconfigureable PCMCIA interface chip.
 - 4. The apparatus of claim 1 or 2, wherein the reconfigureable interface circuit is a programmable gate array.
 - 5. The apparatus of claim 1 or 2, wherein the adapter card further includes
 - a memory accessible by the reconfigureable interface circuit.
 - 6. The apparatus of claim 1 or 2, wherein the adapter card/computer connector is a 68-pin connector.

- 7. Apparatus used to interface a peripheral device to a computer, comprising a smart cable including
- a first memory containing configuration information for a reconfigureable interface circuit, the first memory being accessible by an external reconfigureable interface circuit when the smart cable is connected to the external reconfigureable interface circuit;

5


20


25


- a second memory containing adapter card information structure information for the external reconfigureable interface circuit, the second memory being accessible by the reconfigureable interface circuit when the smart cable is connected to the external reconfigureable interface circuit;
 - a peripheral device interface circuit communicating with the reconfigureable interface circuit and with a peripheral device when the smart cable is connected to the reconfigureable interface circuit and the peripheral device is connected to the smart cable;
 - a portion of a smart cable/adapter card connector configured to connect the smart cable to an adapter card upon which the reconfigureable interface circuit resides; and
 - a portion of a peripheral device/smart cable connector configured to connect the peripheral device to the smart cable.
 - 8. The apparatus of claim 1 or 7, wherein the first memory is a serial-configuration memory.
 - 9. The apparatus of claim 1 or 7, wherein the second memory is a serial-configuration memory.
 - 10. The apparatus of claim 1 or 7, wherein

-16-

the smart cable/adapter card connector is a 23-pin connector.







SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International application No. PCT/US93/10845

A. CLASSIFICATION OF SUBJECT MATTER 1PC(5) :G06F 3/00, 13/00, 13/38, 9/06; H05K 7/10 US CL :395/325, 275; 370/85.1; 340/825.06; 439/59; 361/395						
According to International Patent Classification (IPC) or to both	national classification and IPC					
B. FIELDS SEARCHED						
Minimum documentation searched (classification system followed	ed by classification symbols)					
U.S. : 395/325, 275; 370/85.1; 340/825.06; 439/5						
Documentation searched other than minimum documentation to the	ne extent that such documents are included	in the fields searched				
Electronic data base consulted during the international search (r	name of data base and, where practicable,	search terms used)				
APS Search Terms: computer#, interfac?, peripheral#, reconfig?		ı				
C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Category* Citation of document, with indication, where s	ppropriate, of the relevant passages	Relevant to claim No.				
y US, A 5,101,481 (Anger et al)		1-10				
31 March 1992 (31.03.92) Note: (see Fig. 1 and col. 2, line	38 - col. 3, line 5)					
y US, A 4,589,063 (Shah et al)		1-10				
13 May 1986 (13.05.86)						
Note: (see Fig. 2 and col. 2, lines	7-42)					
y US, A 5,070,477 (Latif et al)		1-10				
O3 December 1991 (03.12.91) Note: (see Fig. 2 and col. 2, lines						
X Further documents are listed in the continuation of Box C. See patent family annex.						
Special categories of cited documents: If later document published after the international filling date or priority.						
"A" document defining the general state of the art which is not considered to be part of particular relevance date and not in conflict with the application but cited to understand the principle or theory underlying the invention						
E cartier document published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is	e claimed invention cannot be red to involve an inventive step					
cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other	"Y" document of particular relevance; the considered to involve an inventive combined with one or more other such	step when the document is a documents, such combination				
means *P* document published prior to the international filing date but later than	e art family					
Date of the actual completion of the international search	Date of mailing of the international sea	irch report				
22 DECEMBER 1993	0 9 FEB 1994					
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT	Authorized officer B. Hande	\supset				
Washington, D.C. 20231	Telephone No. (703) 305-9647					

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US93/10845

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
<u></u> у	US, A 4,504,927 (Callan) 12 March 1985 (12.03.85) Note: (see Figures 2-3 and col. 1, line 54 - col. 2, line 12)	1-10
y,p	US, A 5,179,628 (Muranoi) 12 January 1993 (12.01.93) Note: (see Fig. 1 and col. 2, lines 25-61)	1-10
y	US, A 3,828,326 (Cash) 06 August 1974 (06.08.74) Note: (see Fig. 1 and col. 2, lines 15-48)	1-10
y	US, A 4,941,089 (Fischer) 10 July 1990 (10.07.90) Note: (see Figures 1-8 and col. 2, line 56 - col. 3, line 35)	1-10
y,p	US, A 5,163,833 (Olsen et al) 17 November 1992 (17.11.92) Note: (see Figures 1 and 12; col. 2, line 29 - col. 3, line 66)	1-10
y , p	US, A 5,187,645 (Spalding et al) 16 February 1993 (16.02.93) Note: (see col. 1, lines 24-55)	1-10
y	Xilinx Corp., "The Programmable Gate array Data Book", pages 2-1 to 2-26 (1991) Note: (see page 2-1)	4
y	Kenneth K. Hillen et al, "Build Reconfigurable Peripheral controllers", Electronic Design (March 1990), pages 7-1 to 7-7 Note: (see pages 7-1 to 7-3)	4
		,